SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2022

Rules
Benchmarks
Tools
Specs
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

Equality+LinearArith (Proof Exhibition Track)

Competition results for the Equality+LinearArith division in the Proof Exhibition Track.

Page generated on 2022-08-10 11:19:33 +0000

Benchmarks: 23392
Time Limit: 1200 seconds
Memory Limit: 60 GB

Logics: This track is experimental. Solvers are only ranked by performance, but no winner is selected.

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreUnsolvedAbstainedTimeout Memout
cvc5-lfsc 0 22802 711710.853 711762.0255900555 0
cvc5 0 21092 2515923.862 2513112.802230001938 0
smtinterpol 0 20564 3310552.733 3261088.495282802625 0
veriT 0 14668 632660.573 632572.5475418183491 4

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreUnsolvedAbstainedTimeout Memout
cvc5-lfsc 0 22802711913.563711734.1855900555 0
cvc5 0 210922516298.3322513019.762230001938 0
smtinterpol 0 205643513385.3433220654.16282802503 0
veriT 0 14668632737.433632551.9775418183491 4

n Non-competing.
Abstained: Total of benchmarks in logics in this division that solver chose to abstain from. For SAT/UNSAT scores, this column also includes benchmarks not known to be SAT/UNSAT.