The International Satisfiability Modulo Theories (SMT) Competition.
    Home
    Introduction
    Benchmark Submission
    Publications
    SMT-LIB
    Previous Editions
  
Page generated on 2022-08-10 11:18:26 +0000
| Parallel Performance | 
|---|
| cvc5 | 
| Solver | Correct Score | Time Score | Division | 
|---|---|---|---|
| cvc5 | 0.06964238 | 0.01963005 | Equality+NonLinearArith | 
| cvc5 | 0.06308624 | 0.00034142 | Equality | 
| Yices2 | 0.0342871 | 0.05397989 | QF_Equality+LinearArith | 
| Yices2 | 0.00777014 | 0.06415804 | QF_Equality+Bitvec | 
| smtinterpol | 0.00485473 | 0.01559964 | QF_Equality+NonLinearArith | 
| Yices2 | 0.00315157 | 0.00274609 | QF_LinearIntArith | 
| cvc5 | 0.00167428 | 0.0001762 | Equality+LinearArith | 
| smtinterpol | 0.00044447 | 0.00053857 | QF_NonLinearIntArith | 
| Yices2 | 0.00039536 | 0.00316724 | QF_Bitvec | 
| cvc5 | 0.00012916 | 0.00079072 | Bitvec | 
| Yices2 | 0.00011651 | 0.0 | QF_LinearRealArith | 
| Bitwuzla | 4.217e-05 | 9.195e-05 | FPArith | 
| Yices2 | 0.0 | 0.0674891 | QF_Equality | 
| cvc5 | 0.0 | 0.00030824 | Arith | 
| cvc5 | 0.0 | 1.589e-05 | Equality+MachineArith | 
  
    n Non-competing.
  
  
    e Experimental.