SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2022

Rules
Benchmarks
Tools
Specs
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

QF_Equality+Bitvec (Incremental Track)

Competition results for the QF_Equality+Bitvec division in the Incremental Track.

Page generated on 2022-08-10 11:18:21 +0000

Benchmarks: 1832
Time Limit: 1200 seconds
Memory Limit: 60 GB

Logics:

Winners

Parallel Performance
Yices2

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreUnsolvedAbstainedTimeout Memout
Yices2 0 500232309.39832237.49357021 0
2020-Yices2 incrementaln 0 500131787.42531727.61358021 0
z3-4.8.17n 0 4754202951.875202886.4333050150 0
MathSATn 0 473253111.04653000.544327038 0
cvc5 0 419978427.01978247.941860054 0
Bitwuzla 0 418151837.46251795.353878031 0

n Non-competing.
Abstained: Total of benchmarks in logics in this division that solver chose to abstain from. For SAT/UNSAT scores, this column also includes benchmarks not known to be SAT/UNSAT.