The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the UFLIA logic in the Unsat Core Track.
Page generated on 2022-08-10 11:18:51 +0000
Benchmarks: 3913 Time Limit: 1200 seconds Memory Limit: 60 GB
| Sequential Performance | Parallel Performance |
|---|---|
| cvc5 | Vampire |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
|---|---|---|---|---|---|---|
| 2021-cvc5-ucn | 0 | 929204 | 200406.758 | 213583.566 | 162 | 0 |
| z3-4.8.17n | 0 | 878902 | 308001.18 | 308059.242 | 195 | 3 |
| cvc5 | 0 | 850989 | 237645.49 | 237600.124 | 180 | 0 |
| Vampire | 0 | 846167 | 316213.622 | 254202.467 | 194 | 0 |
| smtinterpol | 0 | 593233 | 1715140.422 | 1704824.465 | 1386 | 0 |
| UltimateEliminator+MathSAT | 0 | 1645 | 34040.03 | 25386.736 | 8 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
|---|---|---|---|---|---|---|
| 2021-cvc5-ucn | 0 | 929204 | 212321.828 | 213572.426 | 162 | 0 |
| z3-4.8.17n | 0 | 878902 | 308042.41 | 308050.542 | 195 | 3 |
| Vampire | 0 | 857713 | 409275.392 | 211098.69 | 127 | 0 |
| cvc5 | 0 | 850989 | 237682.46 | 237592.074 | 180 | 0 |
| smtinterpol | 0 | 593985 | 1737156.652 | 1700466.447 | 1370 | 0 |
| UltimateEliminator+MathSAT | 0 | 1645 | 34040.03 | 25386.736 | 8 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.