The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the UFIDL logic in the Unsat Core Track.
Page generated on 2022-08-10 11:18:51 +0000
Benchmarks: 30 Time Limit: 1200 seconds Memory Limit: 60 GB
Sequential Performance | Parallel Performance |
---|---|
cvc5 | cvc5 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
2021-cvc5-ucn | 0 | 1916 | 2.6 | 3.075 | 0 | 0 |
z3-4.8.17n | 0 | 1915 | 1.118 | 1.101 | 0 | 0 |
cvc5 | 0 | 1913 | 2.941 | 2.928 | 0 | 0 |
Vampire | 0 | 999 | 2401.848 | 2402.036 | 2 | 0 |
smtinterpol | 0 | 981 | 3635.457 | 3617.365 | 3 | 0 |
UltimateEliminator+MathSAT | 0 | 22 | 150.282 | 88.49 | 0 | 0 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
2021-cvc5-ucn | 0 | 1916 | 2.6 | 3.075 | 0 | 0 |
z3-4.8.17n | 0 | 1915 | 1.118 | 1.101 | 0 | 0 |
cvc5 | 0 | 1913 | 2.941 | 2.928 | 0 | 0 |
Vampire | 0 | 999 | 2401.848 | 2402.036 | 2 | 0 |
smtinterpol | 0 | 981 | 3635.457 | 3617.365 | 3 | 0 |
UltimateEliminator+MathSAT | 0 | 22 | 150.282 | 88.49 | 0 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.