SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2022

Rules
Benchmarks
Tools
Specs
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

UFIDL (Unsat Core Track)

Competition results for the UFIDL logic in the Unsat Core Track.

Page generated on 2022-08-10 11:18:51 +0000

Benchmarks: 30
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel Performance
cvc5cvc5

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreTimeout Memout
2021-cvc5-ucn 0 1916 2.6 3.0750 0
z3-4.8.17n 0 1915 1.118 1.1010 0
cvc5 0 1913 2.941 2.9280 0
Vampire 0 999 2401.848 2402.0362 0
smtinterpol 0 981 3635.457 3617.3653 0
UltimateEliminator+MathSAT 0 22 150.282 88.490 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreTimeout Memout
2021-cvc5-ucn 0 19162.63.0750 0
z3-4.8.17n 0 19151.1181.1010 0
cvc5 0 19132.9412.9280 0
Vampire 0 9992401.8482402.0362 0
smtinterpol 0 9813635.4573617.3653 0
UltimateEliminator+MathSAT 0 22150.28288.490 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.