SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2022

Rules
Benchmarks
Tools
Specs
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

UFDTLIRA (Unsat Core Track)

Competition results for the UFDTLIRA logic in the Unsat Core Track.

Page generated on 2022-08-10 11:18:51 +0000

Benchmarks: 2863
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel Performance
smtinterpolsmtinterpol

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreTimeout Memout
2021-cvc5-ucn 0 77174 3657.961 3944.6493 0
z3-4.8.17n 0 77158 3627.68 3625.5972 0
smtinterpol 0 74398 103787.575 99471.68876 0
cvc5 0 74202 7668.103 7671.9216 0
Vampire 0 17743 140745.903 85107.36555 0
UltimateEliminator+MathSAT 0 0 13475.827 8390.3720 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreTimeout Memout
2021-cvc5-ucn 0 771743907.2713944.4893 0
z3-4.8.17n 0 771583628.243625.4472 0
smtinterpol 0 74398105688.30596950.17772 0
cvc5 0 742027670.9037671.7616 0
Vampire 0 17743162956.22377243.4441 0
UltimateEliminator+MathSAT 0 013475.8278390.3720 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.