The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the UFDTLIRA logic in the Unsat Core Track.
Page generated on 2022-08-10 11:18:51 +0000
Benchmarks: 2863 Time Limit: 1200 seconds Memory Limit: 60 GB
Sequential Performance | Parallel Performance |
---|---|
smtinterpol | smtinterpol |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
2021-cvc5-ucn | 0 | 77174 | 3657.961 | 3944.649 | 3 | 0 |
z3-4.8.17n | 0 | 77158 | 3627.68 | 3625.597 | 2 | 0 |
smtinterpol | 0 | 74398 | 103787.575 | 99471.688 | 76 | 0 |
cvc5 | 0 | 74202 | 7668.103 | 7671.921 | 6 | 0 |
Vampire | 0 | 17743 | 140745.903 | 85107.365 | 55 | 0 |
UltimateEliminator+MathSAT | 0 | 0 | 13475.827 | 8390.372 | 0 | 0 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
2021-cvc5-ucn | 0 | 77174 | 3907.271 | 3944.489 | 3 | 0 |
z3-4.8.17n | 0 | 77158 | 3628.24 | 3625.447 | 2 | 0 |
smtinterpol | 0 | 74398 | 105688.305 | 96950.177 | 72 | 0 |
cvc5 | 0 | 74202 | 7670.903 | 7671.761 | 6 | 0 |
Vampire | 0 | 17743 | 162956.223 | 77243.44 | 41 | 0 |
UltimateEliminator+MathSAT | 0 | 0 | 13475.827 | 8390.372 | 0 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.