SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2022

Rules
Benchmarks
Tools
Specs
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

UFDTLIA (Unsat Core Track)

Competition results for the UFDTLIA logic in the Unsat Core Track.

Page generated on 2022-08-10 11:18:51 +0000

Benchmarks: 202
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel Performance
VampireVampire

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreTimeout Memout
Vampire 0 1553 90652.173 88383.2273 0
z3-4.8.17n 0 484 173704.26 174642.932134 0
2021-cvc5-ucn 0 464 204202.792 207600.859171 0
cvc5 0 427 208427.523 208487.299172 0
smtinterpol 0 239 213212.898 212953.861176 0
UltimateEliminator+MathSAT 0 0 954.138 559.2720 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreTimeout Memout
Vampire 0 155394252.35388379.6873 0
z3-4.8.17n 0 484173744.43174636.232134 0
2021-cvc5-ucn 0 464207627.542207592.259171 0
cvc5 0 427208478.233208478.749172 0
smtinterpol 0 239213212.898212953.861176 0
UltimateEliminator+MathSAT 0 0954.138559.2720 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.