The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the QF_LIA logic in the Unsat Core Track.
Page generated on 2022-08-10 11:18:51 +0000
Benchmarks: 1003 Time Limit: 1200 seconds Memory Limit: 60 GB
Sequential Performance | Parallel Performance |
---|---|
Yices2 | Yices2 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
Yices2 | 0 | 4905914 | 23312.794 | 23317.069 | 16 | 0 |
z3-4.8.17n | 0 | 4809398 | 53382.023 | 53316.401 | 38 | 0 |
MathSATn | 0 | 4807969 | 59821.702 | 59774.584 | 42 | 1 |
2021-cvc5-ucn | 0 | 4385575 | 98334.369 | 98777.082 | 65 | 0 |
smtinterpol | 0 | 4330734 | 68646.023 | 62147.35 | 34 | 0 |
cvc5 | 0 | 4108148 | 125280.049 | 125300.867 | 85 | 0 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
Yices2 | 0 | 4905914 | 23317.284 | 23316.479 | 16 | 0 |
z3-4.8.17n | 0 | 4809398 | 53389.573 | 53315.151 | 38 | 0 |
MathSATn | 0 | 4807969 | 59828.102 | 59772.974 | 42 | 1 |
2021-cvc5-ucn | 0 | 4385575 | 98653.029 | 98773.962 | 65 | 0 |
smtinterpol | 0 | 4330736 | 69301.303 | 62026.5 | 32 | 0 |
cvc5 | 0 | 4108148 | 125293.259 | 125297.537 | 85 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.