The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the QF_IDL logic in the Unsat Core Track.
Page generated on 2022-08-10 11:18:51 +0000
Benchmarks: 100 Time Limit: 1200 seconds Memory Limit: 60 GB
| Sequential Performance | Parallel Performance |
|---|---|
| cvc5 | cvc5 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
|---|---|---|---|---|---|---|
| cvc5 | 0 | 572416 | 100966.53 | 100961.358 | 77 | 0 |
| 2021-cvc5-ucn | 0 | 472760 | 106748.609 | 106912.251 | 82 | 0 |
| smtinterpol | 0 | 463759 | 103713.069 | 101195.624 | 81 | 0 |
| MathSATn | 0 | 430525 | 108547.806 | 108583.421 | 87 | 0 |
| z3-4.8.17n | 0 | 140938 | 107635.755 | 107649.429 | 84 | 0 |
| Yices2 | 0 | 100968 | 112895.731 | 112906.959 | 86 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
|---|---|---|---|---|---|---|
| cvc5 | 0 | 572416 | 100982.65 | 100958.418 | 77 | 0 |
| 2021-cvc5-ucn | 0 | 472760 | 106906.619 | 106908.261 | 82 | 0 |
| smtinterpol | 0 | 463759 | 103713.069 | 101195.624 | 81 | 0 |
| MathSATn | 0 | 430525 | 108578.226 | 108579.391 | 87 | 0 |
| z3-4.8.17n | 0 | 140938 | 107644.865 | 107645.909 | 84 | 0 |
| Yices2 | 0 | 100968 | 112902.651 | 112904.059 | 86 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.