SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2022

Rules
Benchmarks
Tools
Specs
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

LRA (Incremental Track)

Competition results for the LRA logic in the Incremental Track.

Page generated on 2022-08-10 11:18:21 +0000

Benchmarks: 5
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Parallel Performance
cvc5

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreUnsolvedTimeout Memout
2021-cvc5-incn 0 1596978.16770.12800 0
cvc5 0 15969175.935174.62100 0
UltimateEliminator+MathSAT 0 15969338.168247.4700 0
z3-4.8.17n 0 134773602.5843602.27624923 0
smtinterpol 0 127211262.5981222.59932481 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.