The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the AUFDTLIRA logic in the Unsat Core Track.
Page generated on 2022-08-10 11:18:51 +0000
Benchmarks: 4977 Time Limit: 1200 seconds Memory Limit: 60 GB
| Sequential Performance | Parallel Performance |
|---|---|
| cvc5 | cvc5 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
|---|---|---|---|---|---|---|
| 2021-cvc5-ucn | 0 | 194878 | 19088.455 | 19090.286 | 14 | 0 |
| z3-4.8.17n | 0 | 193761 | 6697.042 | 6697.806 | 4 | 0 |
| cvc5 | 0 | 191712 | 33734.489 | 33740.624 | 27 | 0 |
| smtinterpol | 0 | 178716 | 446221.672 | 430866.7 | 332 | 0 |
| Vampire | 0 | 51382 | 1073058.573 | 616739.5 | 385 | 0 |
| UltimateEliminator+MathSAT | 0 | 0 | 23426.539 | 14211.586 | 0 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
|---|---|---|---|---|---|---|
| 2021-cvc5-ucn | 0 | 194878 | 19090.855 | 19089.536 | 14 | 0 |
| z3-4.8.17n | 0 | 193761 | 6698.132 | 6697.576 | 4 | 0 |
| cvc5 | 0 | 191712 | 33741.299 | 33739.314 | 27 | 0 |
| smtinterpol | 0 | 178736 | 456049.862 | 430179.542 | 327 | 0 |
| Vampire | 0 | 51382 | 1268839.363 | 517462.774 | 234 | 0 |
| UltimateEliminator+MathSAT | 0 | 0 | 23426.539 | 14211.586 | 0 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.