SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2023

Rules
Benchmarks
Specs
Model Validation Track
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

UFIDL (Unsat Core Track)

Competition results for the UFIDL logic in the Unsat Core Track.

Page generated on 2023-07-06 16:05:43 +0000

Benchmarks: 30
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel Performance
cvc5cvc5

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreTimeout Memout
2021-cvc5-ucn 0 1916 1.992 1.9880 0
cvc5 0 1913 1.965 1.9520 0
SMTInterpol 0 983 56.661 28.4433 0
Vampire 0 459 1.316 1.3372 0
UltimateEliminator+MathSAT 0 0 0.0 0.00 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreTimeout Memout
2021-cvc5-ucn 0 19161.9921.9880 0
cvc5 0 19131.9651.9520 0
SMTInterpol 0 98356.66128.4433 0
Vampire 0 4591.3161.3372 0
UltimateEliminator+MathSAT 0 00.00.00 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.