SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2023

Rules
Benchmarks
Specs
Model Validation Track
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

QF_UFIDL (Model Validation Track)

Competition results for the QF_UFIDL logic in the Model Validation Track.

Page generated on 2023-07-06 16:06:00 +0000

Benchmarks: 206
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel Performance
OpenSMTOpenSMT

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreTimeout Memout
OpenSMT 0 199 8353.109 8354.3327 0
2022-smtinterpoln 0 197 11652.325 10079.5569 0
SMTInterpol 0 182 16070.774 14662.57124 0
cvc5 0 169 25679.498 25684.50237 0
Yices2 0 141 16968.849 16969.5265 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreTimeout Memout
OpenSMT 0 1998353.1098354.3327 0
2022-smtinterpoln 0 19711652.32510079.5569 0
SMTInterpol 0 18317312.49415836.46123 0
cvc5 0 16925679.49825684.50237 0
Yices2 0 14116968.84916969.5265 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.