The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the QF_LIA logic in the Incremental Track.
Page generated on 2023-07-06 16:05:24 +0000
Benchmarks: 69 Time Limit: 1200 seconds Memory Limit: 60 GB
Parallel Performance |
---|
Yices2 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Unsolved | Timeout | Memout |
---|---|---|---|---|---|---|---|
2021-Yices2 incrementaln | 0 | 20040342 | 31047.31 | 30531.11 | 872 | 20 | 0 |
Yices2 Fixedn | 0 | 20040341 | 30722.17 | 30201.32 | 873 | 20 | 0 |
Yices2 | 0 | 20040337 | 30932.61 | 30397.49 | 877 | 20 | 0 |
SMTInterpol | 0 | 16879520 | 67434.7 | 51865.91 | 3161694 | 39 | 0 |
cvc5 | 0 | 3894925 | 63389.31 | 63201.49 | 16146289 | 50 | 0 |
OpenSMT | 0 | 860294 | 54665.86 | 54631.4 | 19180920 | 42 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.