SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2023

Rules
Benchmarks
Specs
Model Validation Track
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

LIA (Unsat Core Track)

Competition results for the LIA logic in the Unsat Core Track.

Page generated on 2023-07-06 16:05:43 +0000

Benchmarks: 227
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel Performance
cvc5cvc5

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreTimeout Memout
cvc5 0 7 12.141 12.0371 0
2022-cvc5n 0 7 19.635 19.6041 0
Vampire 0 0 57.643 28.5091 0
SMTInterpol 0 0 114.964 78.28318 0
UltimateEliminator+MathSAT 1 6 2838.519 1910.6923 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreTimeout Memout
cvc5 0 712.14112.0371 0
2022-cvc5n 0 719.63519.6041 0
Vampire 0 057.64328.5091 0
SMTInterpol 0 0114.96478.28318 0
UltimateEliminator+MathSAT 1 62838.5191910.6923 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.