The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the UFFPDTNIRA logic in the Unsat Core Track.
Page generated on 2022-08-10 11:18:51 +0000
Benchmarks: 319 Time Limit: 1200 seconds Memory Limit: 60 GB
Sequential Performance | Parallel Performance |
---|---|
cvc5 | cvc5 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
2021-cvc5-ucn | 0 | 6227 | 2001.841 | 2024.922 | 1 | 0 |
z3-4.8.17n | 0 | 6060 | 6600.712 | 6593.459 | 2 | 0 |
cvc5 | 0 | 5451 | 59026.731 | 59031.209 | 48 | 0 |
UltimateEliminator+MathSAT | 0 | 0 | 1487.343 | 904.167 | 0 | 0 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
2021-cvc5-ucn | 0 | 6227 | 2002.351 | 2024.862 | 1 | 0 |
z3-4.8.17n | 0 | 6060 | 6601.192 | 6593.319 | 2 | 0 |
cvc5 | 0 | 5451 | 59033.631 | 59029.529 | 48 | 0 |
UltimateEliminator+MathSAT | 0 | 0 | 1487.343 | 904.167 | 0 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.