SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2022

Rules
Benchmarks
Tools
Specs
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

UFDTNIRA (Unsat Core Track)

Competition results for the UFDTNIRA logic in the Unsat Core Track.

Page generated on 2022-08-10 11:18:51 +0000

Benchmarks: 2012
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel Performance
cvc5cvc5

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreTimeout Memout
2020-CVC4-ucn 0 76602 10270.564 11036.3019 0
cvc5 0 76228 7747.973 7751.4436 0
z3-4.8.17n 0 75237 67479.621 67492.62355 0
Vampire 0 19507 357373.562 243906.821171 0
UltimateEliminator+MathSAT 0 0 9447.555 5847.6190 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreTimeout Memout
2020-CVC4-ucn 0 7660211014.24411035.8019 0
cvc5 0 762287749.4737751.1036 0
z3-4.8.17n 0 7523767491.81167490.19355 0
Vampire 0 19507434712.122227399.164141 0
UltimateEliminator+MathSAT 0 09447.5555847.6190 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.