The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the AUFBVDTNIRA logic in the Unsat Core Track.
Page generated on 2022-08-10 11:18:51 +0000
Benchmarks: 1062 Time Limit: 1200 seconds Memory Limit: 60 GB
Sequential Performance | Parallel Performance |
---|---|
cvc5 | cvc5 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
z3-4.8.17n | 0 | 78462 | 671614.026 | 671725.976 | 481 | 0 |
cvc5 | 0 | 39599 | 1110127.419 | 1110445.083 | 923 | 0 |
UltimateEliminator+MathSAT | 0 | 0 | 4945.649 | 2915.806 | 0 | 0 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
z3-4.8.17n | 0 | 78462 | 671697.066 | 671706.956 | 481 | 0 |
cvc5 | 0 | 39599 | 1110405.919 | 1110400.143 | 923 | 0 |
UltimateEliminator+MathSAT | 0 | 0 | 4945.649 | 2915.806 | 0 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.