The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the AUFBVDTNIA logic in the Unsat Core Track.
Page generated on 2022-08-10 11:18:51 +0000
Benchmarks: 3 Time Limit: 1200 seconds Memory Limit: 60 GB
Sequential Performance | Parallel Performance |
---|---|
cvc5 | cvc5 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
2021-cvc5-ucn | 0 | 4 | 0.173 | 0.172 | 0 | 0 |
cvc5 | 0 | 4 | 0.218 | 0.217 | 0 | 0 |
z3-4.8.17n | 0 | 3 | 1200.028 | 1200.074 | 1 | 0 |
UltimateEliminator+MathSAT | 0 | 0 | 18.328 | 8.37 | 0 | 0 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
2021-cvc5-ucn | 0 | 4 | 0.173 | 0.172 | 0 | 0 |
cvc5 | 0 | 4 | 0.218 | 0.217 | 0 | 0 |
z3-4.8.17n | 0 | 3 | 1200.058 | 1200.054 | 1 | 0 |
UltimateEliminator+MathSAT | 0 | 0 | 18.328 | 8.37 | 0 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.