SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2022

Rules
Benchmarks
Tools
Specs
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

AUFBVDTLIA (Unsat Core Track)

Competition results for the AUFBVDTLIA logic in the Unsat Core Track.

Page generated on 2022-08-10 11:18:51 +0000

Benchmarks: 166
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel Performance
cvc5cvc5

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreTimeout Memout
2021-cvc5-ucn 0 60 64171.046 64182.28753 0
cvc5 0 60 67395.452 67405.55755 1
z3-4.8.17n 0 55 65850.117 65862.98954 0
UltimateEliminator+MathSAT 0 0 767.573 456.0220 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreTimeout Memout
2021-cvc5-ucn 0 6064180.55664180.57753 0
cvc5 0 6067403.04267403.07755 1
z3-4.8.17n 0 5565859.57765859.56954 0
UltimateEliminator+MathSAT 0 0767.573456.0220 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.