The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the QF_AUFLIA division in the Single Query Track.
Page generated on 2020-07-04 11:46:59 +0000
Benchmarks: 467 Time Limit: 1200 seconds Memory Limit: 60 GB
| Sequential Performance | Parallel Performance | SAT Performance (parallel) | UNSAT Performance (parallel) | 24s Performance (parallel) |
|---|---|---|---|---|
| Yices2 | Yices2 | Yices2 | Yices2 | Yices2 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Solved | Solved SAT | Solved UNSAT | Unsolved | Abstained | Timeout | Memout |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 2019-Yices 2.6.2n | 0 | 467 | 12.965 | 15.477 | 467 | 215 | 252 | 0 | 0 | 0 | |
| Yices2-fixedn | 0 | 467 | 15.002 | 18.335 | 467 | 215 | 252 | 0 | 0 | 0 | |
| Yices2 | 0 | 467 | 15.128 | 17.396 | 467 | 215 | 252 | 0 | 0 | 0 | |
| z3n | 0 | 467 | 19.084 | 19.144 | 467 | 215 | 252 | 0 | 0 | 0 | |
| MathSAT5n | 0 | 467 | 97.9 | 98.057 | 467 | 215 | 252 | 0 | 0 | 0 | |
| CVC4 | 0 | 467 | 109.114 | 109.223 | 467 | 215 | 252 | 0 | 0 | 0 | |
| SMTInterpol | 0 | 467 | 602.999 | 286.514 | 467 | 215 | 252 | 0 | 0 | 0 | |
| SMTInterpol-fixedn | 0 | 467 | 609.553 | 282.684 | 467 | 215 | 252 | 0 | 0 | 0 | |
| Alt-Ergo | 0 | 221 | 82271.363 | 60767.213 | 221 | 0 | 221 | 246 | 44 | 0 | |
| veriT | 0 | 51 | 6.185 | 7.124 | 51 | 0 | 51 | 416 | 0 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Solved | Solved SAT | Solved UNSAT | Unsolved | Abstained | Timeout | Memout |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 2019-Yices 2.6.2n | 0 | 467 | 12.965 | 15.477 | 467 | 215 | 252 | 0 | 0 | 0 | |
| Yices2 | 0 | 467 | 15.128 | 17.396 | 467 | 215 | 252 | 0 | 0 | 0 | |
| Yices2-fixedn | 0 | 467 | 15.002 | 18.335 | 467 | 215 | 252 | 0 | 0 | 0 | |
| z3n | 0 | 467 | 19.084 | 19.144 | 467 | 215 | 252 | 0 | 0 | 0 | |
| MathSAT5n | 0 | 467 | 97.9 | 98.057 | 467 | 215 | 252 | 0 | 0 | 0 | |
| CVC4 | 0 | 467 | 109.114 | 109.223 | 467 | 215 | 252 | 0 | 0 | 0 | |
| SMTInterpol-fixedn | 0 | 467 | 609.553 | 282.684 | 467 | 215 | 252 | 0 | 0 | 0 | |
| SMTInterpol | 0 | 467 | 602.999 | 286.514 | 467 | 215 | 252 | 0 | 0 | 0 | |
| Alt-Ergo | 0 | 237 | 103047.773 | 45753.21 | 237 | 0 | 237 | 230 | 21 | 0 | |
| veriT | 0 | 51 | 6.185 | 7.124 | 51 | 0 | 51 | 416 | 0 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Solved | Solved SAT | Solved UNSAT | Unsolved | Timeout | Memout |
|---|---|---|---|---|---|---|---|---|---|---|
| Yices2 | 0 | 215 | 3.76 | 4.917 | 215 | 215 | 0 | 252 | 0 | 0 |
| 2019-Yices 2.6.2n | 0 | 215 | 3.63 | 4.99 | 215 | 215 | 0 | 252 | 0 | 0 |
| Yices2-fixedn | 0 | 215 | 3.711 | 5.521 | 215 | 215 | 0 | 252 | 0 | 0 |
| z3n | 0 | 215 | 7.948 | 7.979 | 215 | 215 | 0 | 252 | 0 | 0 |
| MathSAT5n | 0 | 215 | 32.298 | 32.352 | 215 | 215 | 0 | 252 | 0 | 0 |
| CVC4 | 0 | 215 | 66.974 | 67.033 | 215 | 215 | 0 | 252 | 0 | 0 |
| SMTInterpol-fixedn | 0 | 215 | 189.764 | 98.302 | 215 | 215 | 0 | 252 | 0 | 0 |
| SMTInterpol | 0 | 215 | 190.372 | 101.939 | 215 | 215 | 0 | 252 | 0 | 0 |
| veriT | 0 | 0 | 2.885 | 3.287 | 0 | 0 | 0 | 467 | 0 | 0 |
| Alt-Ergo | 0 | 0 | 30366.264 | 13967.278 | 0 | 0 | 0 | 467 | 21 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Solved | Solved SAT | Solved UNSAT | Unsolved | Timeout | Memout |
|---|---|---|---|---|---|---|---|---|---|---|
| 2019-Yices 2.6.2n | 0 | 252 | 9.336 | 10.487 | 252 | 0 | 252 | 215 | 0 | 0 |
| z3n | 0 | 252 | 11.136 | 11.165 | 252 | 0 | 252 | 215 | 0 | 0 |
| Yices2 | 0 | 252 | 11.367 | 12.479 | 252 | 0 | 252 | 215 | 0 | 0 |
| Yices2-fixedn | 0 | 252 | 11.291 | 12.814 | 252 | 0 | 252 | 215 | 0 | 0 |
| CVC4 | 0 | 252 | 42.141 | 42.19 | 252 | 0 | 252 | 215 | 0 | 0 |
| MathSAT5n | 0 | 252 | 65.603 | 65.705 | 252 | 0 | 252 | 215 | 0 | 0 |
| SMTInterpol-fixedn | 0 | 252 | 419.789 | 184.382 | 252 | 0 | 252 | 215 | 0 | 0 |
| SMTInterpol | 0 | 252 | 412.627 | 184.575 | 252 | 0 | 252 | 215 | 0 | 0 |
| Alt-Ergo | 0 | 237 | 72681.509 | 31785.932 | 237 | 0 | 237 | 230 | 21 | 0 |
| veriT | 0 | 51 | 3.301 | 3.837 | 51 | 0 | 51 | 416 | 0 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Solved | Solved SAT | Solved UNSAT | Unsolved | Abstained | Timeout | Memout |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 2019-Yices 2.6.2n | 0 | 467 | 12.965 | 15.477 | 467 | 215 | 252 | 0 | 0 | 0 | |
| Yices2 | 0 | 467 | 15.128 | 17.396 | 467 | 215 | 252 | 0 | 0 | 0 | |
| Yices2-fixedn | 0 | 467 | 15.002 | 18.335 | 467 | 215 | 252 | 0 | 0 | 0 | |
| z3n | 0 | 467 | 19.084 | 19.144 | 467 | 215 | 252 | 0 | 0 | 0 | |
| MathSAT5n | 0 | 467 | 97.9 | 98.057 | 467 | 215 | 252 | 0 | 0 | 0 | |
| CVC4 | 0 | 467 | 109.114 | 109.223 | 467 | 215 | 252 | 0 | 0 | 0 | |
| SMTInterpol-fixedn | 0 | 467 | 609.553 | 282.684 | 467 | 215 | 252 | 0 | 0 | 0 | |
| SMTInterpol | 0 | 467 | 602.999 | 286.514 | 467 | 215 | 252 | 0 | 0 | 0 | |
| Alt-Ergo | 0 | 188 | 6835.119 | 3942.308 | 188 | 0 | 188 | 279 | 118 | 0 | |
| veriT | 0 | 51 | 6.185 | 7.124 | 51 | 0 | 51 | 416 | 0 | 0 |
n Non-competing.
Abstained: Total of benchmarks in logics in this division that solver chose to abstain from. For SAT/UNSAT scores, this column also includes benchmarks not known to be SAT/UNSAT.