SMT-COMP 2025

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

SMT-COMP 2025

UFDT (Unsat Core Track)

Competition results for the UFDT logic in the Unsat Core Track. Chart

Results were generated on 2025-08-11

Benchmarks: 994
Time Limit: 1200 seconds
Memory Limit: 30720 GB

Winners

Sequential Performance Parallel Performance SAT Performance (parallel) UNSAT Performance (parallel) 24 seconds Performance (parallel)
cvc5 cvc5 - cvc5 cvc5

Sequential Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 327356 2669.77 2793.51 987 987 7 0 6 0
SMTInterpol 0 206819 14786.29 10253.86 639 639 355 0 247 0

Parallel Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 327356 2669.77 2793.51 987 987 7 0 6 0
SMTInterpol 0 207045 16098.73 10631.01 639 639 355 0 247 0

UNSAT Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 327356 2669.77 2793.51 987 987 7 0 6 0
SMTInterpol 0 207045 16098.73 10631.01 639 639 355 0 247 0

24 seconds Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 319787 340.26 460.82 964 964 1 29 0 0
SMTInterpol 0 181735 3431.50 1590.06 567 567 2 425 0 0