SMT-COMP 2025

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

SMT-COMP 2025

UFBVDTNIA (Single Query Track)

Competition results for the UFBVDTNIA logic in the Single Query Track. Chart

Results were generated on 2025-08-11

Benchmarks: 157
Time Limit: 1200 seconds
Memory Limit: 30720 GB

Winners

Sequential Performance Parallel Performance SAT Performance (parallel) UNSAT Performance (parallel) 24 seconds Performance (parallel)
cvc5 cvc5 - cvc5 cvc5

Sequential Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved SAT Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 157 99.37 118.79 157 0 157 0 0 0 0
SMTInterpol 0 125 4525.33 3037.33 125 0 125 32 0 6 0

Parallel Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved SAT Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 157 99.37 118.79 157 0 157 0 0 0 0
SMTInterpol 0 125 4525.33 3037.33 125 0 125 32 0 6 0

UNSAT Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved SAT Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 157 99.37 118.79 157 0 157 0 0 0 0
SMTInterpol 0 125 4525.33 3037.33 125 0 125 32 0 6 0

24 seconds Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved SAT Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 155 43.19 62.35 155 0 155 0 2 0 0
SMTInterpol 0 121 541.68 220.93 121 0 121 0 36 0 0