SMT-COMP 2025

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

SMT-COMP 2025

AUFDTLIRA (Unsat Core Track)

Competition results for the AUFDTLIRA logic in the Unsat Core Track. Chart

Results were generated on 2025-08-11

Benchmarks: 4930
Time Limit: 1200 seconds
Memory Limit: 30720 GB

Winners

Sequential Performance Parallel Performance SAT Performance (parallel) UNSAT Performance (parallel) 24 seconds Performance (parallel)
cvc5 cvc5 - cvc5 cvc5

Sequential Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 192853 2287.71 2901.96 4929 4929 1 0 0 0
SMTInterpol 0 165218 29750.23 19499.38 4168 4168 762 0 686 0

Parallel Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 192853 2287.71 2901.96 4929 4929 1 0 0 0
SMTInterpol 0 165218 29750.23 19499.38 4168 4168 762 0 686 0

UNSAT Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 192853 2287.71 2901.96 4929 4929 1 0 0 0
SMTInterpol 0 165218 29750.23 19499.38 4168 4168 762 0 686 0

24 seconds Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 192564 979.39 1592.17 4919 4919 1 10 0 0
SMTInterpol 0 160253 12417.13 5993.44 4081 4081 27 822 0 0