SMT-COMP 2025

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

SMT-COMP 2025

AUFDTLIA (Unsat Core Track)

Competition results for the AUFDTLIA logic in the Unsat Core Track. Chart

Results were generated on 2025-08-11

Benchmarks: 178
Time Limit: 1200 seconds
Memory Limit: 30720 GB

Winners

Sequential Performance Parallel Performance SAT Performance (parallel) UNSAT Performance (parallel) 24 seconds Performance (parallel)
cvc5 cvc5 - cvc5 cvc5

Sequential Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 64931 111.54 133.63 178 178 0 0 0 0
SMTInterpol 0 64813 1398.41 805.16 176 176 2 0 0 0

Parallel Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 64931 111.54 133.63 178 178 0 0 0 0
SMTInterpol 0 64813 1398.41 805.16 176 176 2 0 0 0

UNSAT Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 64931 111.54 133.63 178 178 0 0 0 0
SMTInterpol 0 64813 1398.41 805.16 176 176 2 0 0 0

24 seconds Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 64931 111.54 133.63 178 178 0 0 0 0
SMTInterpol 0 64489 820.24 331.24 169 169 2 7 0 0