SMT-COMP 2025

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

SMT-COMP 2025

AUFBVDTNIRA (Unsat Core Track)

Competition results for the AUFBVDTNIRA logic in the Unsat Core Track. Chart

Results were generated on 2025-08-11

Benchmarks: 2395
Time Limit: 1200 seconds
Memory Limit: 30720 GB

Winners

Sequential Performance Parallel Performance SAT Performance (parallel) UNSAT Performance (parallel) 24 seconds Performance (parallel)
cvc5 cvc5 - cvc5 cvc5

Sequential Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 154447 2875.47 3057.11 1470 1470 925 0 916 0
SMTInterpol 0 151493 16981.13 11308.08 1404 1404 991 0 969 0

Parallel Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 154447 2875.47 3057.11 1470 1470 925 0 916 0
SMTInterpol 0 151493 16981.13 11308.08 1404 1404 991 0 969 0

UNSAT Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 154447 2875.47 3057.11 1470 1470 925 0 916 0
SMTInterpol 0 151493 16981.13 11308.08 1404 1404 991 0 969 0

24 seconds Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 151454 467.27 646.77 1455 1455 8 932 0 0
SMTInterpol 0 138870 7498.45 3116.35 1343 1343 9 1043 0 0