SMT-COMP 2025

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

SMT-COMP 2025

AUFBVDTNIA (Unsat Core Track)

Competition results for the AUFBVDTNIA logic in the Unsat Core Track. Chart

Results were generated on 2025-08-11

Benchmarks: 300
Time Limit: 1200 seconds
Memory Limit: 30720 GB

Winners

Sequential Performance Parallel Performance SAT Performance (parallel) UNSAT Performance (parallel) 24 seconds Performance (parallel)
cvc5 cvc5 - cvc5 cvc5

Sequential Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 14193 446.57 480.65 276 276 24 0 24 0
SMTInterpol 0 11377 1733.67 1366.61 219 219 81 0 53 0

Parallel Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 14193 446.57 480.65 276 276 24 0 24 0
SMTInterpol 0 11377 1733.67 1366.61 219 219 81 0 53 0

UNSAT Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 14193 446.57 480.65 276 276 24 0 24 0
SMTInterpol 0 11377 1733.67 1366.61 219 219 81 0 53 0

24 seconds Performance Performance

Solver Error Score Correct Score CPU Time Score Wall Time Score Solved Solved UNSAT Unsolved Abstained Timeout Memout
cvc5 0 14121 66.14 99.91 274 274 0 26 0 0
SMTInterpol 0 10035 375.72 175.82 193 193 1 106 0 0