SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2023

Rules
Benchmarks
Specs
Model Validation Track
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

UFDTLIA (Unsat Core Track)

Competition results for the UFDTLIA logic in the Unsat Core Track.

Page generated on 2023-07-06 16:05:43 +0000

Benchmarks: 202
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel Performance
VampireVampire

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreTimeout Memout
Vampire 0 1606 3551.999 907.60974 0
2021-cvc5-ucn 0 444 1963.064 1963.333172 0
cvc5 0 441 1944.399 1944.876171 0
SMTInterpol 0 153 2874.475 2497.243182 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreTimeout Memout
Vampire 0 16063551.999907.60972 0
2021-cvc5-ucn 0 4441963.0641963.333172 0
cvc5 0 4411944.3991944.876171 0
SMTInterpol 0 1532874.4752497.243182 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.