SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2023

Rules
Benchmarks
Specs
Model Validation Track
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

QF_UFBVLIA (Incremental Track)

Competition results for the QF_UFBVLIA logic in the Incremental Track.

Page generated on 2023-07-06 16:05:24 +0000

Benchmarks: 179
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Parallel Performance
Yices2

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreUnsolvedTimeout Memout
Yices2 Fixedn 0 2076.4812.3100 0
Yices2 0 2076.5312.5400 0
cvc5 0 20739.057.400 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.