SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2023

Rules
Benchmarks
Specs
Model Validation Track
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

QF_LRA (Proof Exhibition Track)

Competition results for the QF_LRA logic in the Proof Exhibition Track.

Page generated on 2023-07-06 16:06:18 +0000

Benchmarks: 182
Time Limit: 1200 seconds
Memory Limit: 60 GB

This track is experimental. Solvers are only ranked by performance, but no winner is selected.

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreUnsolvedTimeout Memout
SMTInterpol 0 152 18298.093 15518.9683031 0
cvc5-lfsc 0 145 15809.257 15804.2883737 0
cvc5 0 54 718.036 711.923128122 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreUnsolvedTimeout Memout
SMTInterpol 0 15218299.93315469.8883030 0
cvc5-lfsc 0 14515809.25715804.2883737 0
cvc5 0 54718.036711.923128122 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.