The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the QF_Equality division in the Proof Exhibition Track.
Page generated on 2023-07-06 16:06:18 +0000
Benchmarks: 1240 Time Limit: 1200 seconds Memory Limit: 60 GB
Logics: This track is experimental. Solvers are only ranked by performance, but no winner is selected.
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Unsolved | Abstained | Timeout | Memout |
---|---|---|---|---|---|---|---|---|
cvc5-lfsc | 0 | 1200 | 64665.793 | 64540.067 | 40 | 0 | 40 | 0 |
SMTInterpol | 0 | 1195 | 31523.207 | 19229.439 | 45 | 0 | 48 | 0 |
cvc5 | 0 | 97 | 1356.828 | 1300.188 | 1143 | 0 | 1110 | 0 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Unsolved | Abstained | Timeout | Memout |
---|---|---|---|---|---|---|---|---|
cvc5-lfsc | 0 | 1200 | 64665.793 | 64540.067 | 40 | 0 | 40 | 0 |
SMTInterpol | 0 | 1195 | 32057.947 | 18370.091 | 45 | 0 | 45 | 0 |
cvc5 | 0 | 97 | 1356.828 | 1300.188 | 1143 | 0 | 1110 | 0 |
n Non-competing.
Abstained: Total of benchmarks in logics in this division that solver chose to abstain from. For SAT/UNSAT scores, this column also includes benchmarks not known to be SAT/UNSAT.