SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2023

Rules
Benchmarks
Specs
Model Validation Track
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

BV (Unsat Core Track)

Competition results for the BV logic in the Unsat Core Track.

Page generated on 2023-07-06 16:05:43 +0000

Benchmarks: 425
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel Performance
cvc5cvc5

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreTimeout Memout
2020-CVC4-ucn 0 91 958.526 954.33688 0
cvc5 0 81 1167.709 1166.67288 0
Bitwuzla 0 36 3295.393 3296.124150 0
Bitwuzla Fixedn 0 36 3466.606 3461.943150 0
UltimateEliminator+MathSAT 0 0 6.72 3.4080 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreTimeout Memout
2020-CVC4-ucn 0 91958.526954.33688 0
cvc5 0 811167.7091166.67288 0
Bitwuzla 0 363295.3933296.124150 0
Bitwuzla Fixedn 0 363466.6063461.943150 0
UltimateEliminator+MathSAT 0 06.723.4080 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.