SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2023

Rules
Benchmarks
Specs
Model Validation Track
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

BV (Incremental Track)

Competition results for the BV logic in the Incremental Track.

Page generated on 2023-07-06 16:05:23 +0000

Benchmarks: 18
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Parallel Performance
cvc5

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreUnsolvedTimeout Memout
2019-Z3n 0 371074495.594497.2617496 0
cvc5 0 358212939.262938.8930357 0
Bitwuzla 0 34666779.09779.3641907 0
UltimateEliminator+MathSAT 0 18912437.98237.24199441 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.