SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2023

Rules
Benchmarks
Specs
Model Validation Track
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

AUFDTLIRA (Unsat Core Track)

Competition results for the AUFDTLIRA logic in the Unsat Core Track.

Page generated on 2023-07-06 16:05:43 +0000

Benchmarks: 4986
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel Performance
cvc5cvc5

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreTimeout Memout
2021-cvc5-ucn 0 187569 2318.721 2317.62224 0
cvc5 0 184428 2118.473 2116.63140 0
SMTInterpol 0 162742 30919.836 19247.193669 0
Vampire 0 17222 1187.128 330.122338 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreTimeout Memout
2021-cvc5-ucn 0 1875692318.7212317.62224 0
cvc5 0 1844282118.4732116.63140 0
SMTInterpol 0 16274230919.83619247.193665 0
Vampire 0 172221187.128330.122237 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.