The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the QF_UFFPDTNIRA logic in the Proof Exhibition Track.
Page generated on 2022-08-10 11:19:33 +0000
Benchmarks: 128 Time Limit: 1200 seconds Memory Limit: 60 GB
This track is experimental. Solvers are only ranked by performance, but no winner is selected.
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Unsolved | Timeout | Memout |
---|---|---|---|---|---|---|---|
cvc5 | 0 | 43 | 101992.661 | 102007.586 | 85 | 85 | 0 |
cvc5-lfsc | 0 | 43 | 101997.833 | 102005.693 | 85 | 85 | 0 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Unsolved | Timeout | Memout |
---|---|---|---|---|---|---|---|
cvc5 | 0 | 43 | 102003.471 | 102003.426 | 85 | 85 | 0 |
cvc5-lfsc | 0 | 43 | 102003.943 | 102003.923 | 85 | 85 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.