The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the BV logic in the Proof Exhibition Track.
Page generated on 2022-08-10 11:19:33 +0000
Benchmarks: 2660 Time Limit: 1200 seconds Memory Limit: 60 GB
This track is experimental. Solvers are only ranked by performance, but no winner is selected.
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Unsolved | Timeout | Memout |
---|---|---|---|---|---|---|---|
cvc5-lfsc | 0 | 2389 | 335128.247 | 335156.539 | 271 | 264 | 0 |
cvc5 | 0 | 2176 | 559695.409 | 559528.077 | 484 | 449 | 0 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Unsolved | Timeout | Memout |
---|---|---|---|---|---|---|---|
cvc5-lfsc | 0 | 2389 | 335173.347 | 335146.759 | 271 | 264 | 0 |
cvc5 | 0 | 2176 | 559780.099 | 559505.817 | 484 | 449 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.