The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the QF_UFIDL logic in the Unsat Core Track.
Page generated on 2021-07-18 17:31:25 +0000
Benchmarks: 113 Time Limit: 1200 seconds Memory Limit: 60 GB
Sequential Performance | Parallel Performance |
---|---|
Yices2 | Yices2 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
MathSAT5n | 0 | 855767 | 59608.956 | 59630.751 | 32 | 0 |
2020-Yices2-fixedn | 0 | 794777 | 73996.504 | 74005.755 | 42 | 0 |
Yices2 | 0 | 794777 | 75111.875 | 75121.909 | 42 | 0 |
2020-z3n | 0 | 431304 | 85453.336 | 85467.393 | 59 | 0 |
SMTInterpol | 0 | 369436 | 100204.737 | 97731.253 | 70 | 0 |
SMTInterpol-remus | 0 | 352449 | 102082.363 | 99851.59 | 72 | 0 |
z3n | 0 | 308810 | 91005.937 | 91018.819 | 62 | 0 |
2020-CVC4-ucn | 0 | 179150 | 101914.615 | 101931.936 | 69 | 0 |
cvc5-uc | 0 | 24270 | 117803.836 | 117823.346 | 95 | 0 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
MathSAT5n | 0 | 855767 | 59621.996 | 59629.501 | 32 | 0 |
2020-Yices2-fixedn | 0 | 794777 | 74001.204 | 74004.145 | 42 | 0 |
Yices2 | 0 | 794777 | 75117.125 | 75120.499 | 42 | 0 |
2020-z3n | 0 | 431304 | 85462.366 | 85465.023 | 59 | 0 |
SMTInterpol | 0 | 379788 | 100257.987 | 97643.283 | 69 | 0 |
SMTInterpol-remus | 0 | 379788 | 102251.963 | 99505.67 | 69 | 0 |
z3n | 0 | 308810 | 91013.307 | 91015.949 | 62 | 0 |
2020-CVC4-ucn | 0 | 179150 | 101925.755 | 101929.166 | 69 | 0 |
cvc5-uc | 0 | 24270 | 117818.336 | 117819.016 | 95 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.