SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2021

Rules
Benchmarks
Tools
Specs
Parallel & Cloud Tracks
Participants
Results
Slides

QF_UFIDL (Model Validation Track)

Competition results for the QF_UFIDL logic in the Model Validation Track.

Page generated on 2021-07-18 17:31:50 +0000

Benchmarks: 206
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel Performance
SMTInterpolSMTInterpol

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreTimeout Memout
SMTInterpol 0 198 21701.718 20263.9478 0
z3-mvn 0 177 38017.127 37990.90229 0
cvc5-mv 0 167 70806.017 70821.86939 0
Yices2 model-validation 0 140 93215.242 93226.91866 0
MathSAT5n 0 106 120018.61 120045.007100 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreTimeout Memout
SMTInterpol 0 19921714.74820259.3377 0
z3-mvn 0 17738020.19737989.57229 0
cvc5-mv 0 16770814.49770819.91939 0
Yices2 model-validation 0 14093222.49293224.73866 0
MathSAT5n 0 106120040.64120040.647100 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.