The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the QF_LIRA logic in the Unsat Core Track.
Page generated on 2021-07-18 17:31:25 +0000
Benchmarks: 5 Time Limit: 1200 seconds Memory Limit: 60 GB
| Sequential Performance | Parallel Performance |
|---|---|
| SMTInterpol-remus | SMTInterpol-remus |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
|---|---|---|---|---|---|---|
| SMTInterpol-remus | 0 | 2 | 2732.961 | 2657.641 | 2 | 0 |
| Yices2 | 0 | 0 | 165.575 | 165.619 | 0 | 0 |
| 2020-Yices2-fixedn | 0 | 0 | 168.335 | 168.357 | 0 | 0 |
| z3n | 0 | 0 | 1204.576 | 1204.977 | 1 | 0 |
| cvc5-uc | 0 | 0 | 1213.085 | 1213.276 | 0 | 0 |
| MathSAT5n | 0 | 0 | 1219.959 | 1219.96 | 0 | 1 |
| SMTInterpol | 0 | 0 | 2515.113 | 2471.507 | 2 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
|---|---|---|---|---|---|---|
| SMTInterpol-remus | 0 | 2 | 2732.961 | 2657.641 | 2 | 0 |
| Yices2 | 0 | 0 | 165.575 | 165.619 | 0 | 0 |
| 2020-Yices2-fixedn | 0 | 0 | 168.335 | 168.357 | 0 | 0 |
| z3n | 0 | 0 | 1204.926 | 1204.927 | 1 | 0 |
| cvc5-uc | 0 | 0 | 1213.085 | 1213.276 | 0 | 0 |
| MathSAT5n | 0 | 0 | 1219.959 | 1219.96 | 0 | 1 |
| SMTInterpol | 0 | 0 | 2515.113 | 2471.507 | 2 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.