The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the QF_IDL logic in the Unsat Core Track.
Page generated on 2021-07-18 17:31:25 +0000
Benchmarks: 100 Time Limit: 1200 seconds Memory Limit: 60 GB
Sequential Performance | Parallel Performance |
---|---|
cvc5-uc | cvc5-uc |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
cvc5-uc | 0 | 479523 | 104060.65 | 104081.688 | 82 | 0 |
SMTInterpol | 0 | 456368 | 99648.124 | 98997.914 | 80 | 0 |
MathSAT5n | 0 | 384734 | 111069.265 | 111105.209 | 90 | 0 |
SMTInterpol-remus | 0 | 167393 | 115115.725 | 114521.143 | 91 | 0 |
Yices2 | 0 | 103969 | 112716.572 | 112728.33 | 86 | 0 |
2020-Yices2-fixedn | 0 | 101099 | 112265.098 | 112279.823 | 86 | 0 |
z3n | 0 | 28590 | 116373.632 | 116389.983 | 96 | 0 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
---|---|---|---|---|---|---|
cvc5-uc | 0 | 479523 | 104076.57 | 104078.117 | 82 | 0 |
SMTInterpol-remus | 0 | 457663 | 115565.275 | 113913.743 | 80 | 0 |
SMTInterpol | 0 | 456368 | 99648.124 | 98997.914 | 80 | 0 |
MathSAT5n | 0 | 384734 | 111100.415 | 111101.109 | 90 | 0 |
Yices2 | 0 | 103969 | 112723.732 | 112724.58 | 86 | 0 |
2020-Yices2-fixedn | 0 | 101099 | 112274.918 | 112276.353 | 86 | 0 |
z3n | 0 | 28590 | 116385.782 | 116385.973 | 96 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.