The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Page generated on 2021-07-18 17:31:56 +0000
Sequential Performance | Parallel Performance |
---|---|
cvc5-mv | cvc5-mv |
Solver | Correct Score | Time Score | Division |
---|---|---|---|
cvc5-mv | 0.00698961 | 0.08962003 | QF_LinearIntArith |
Bitwuzla | 0.00308487 | 0.3120016 | QF_Bitvec |
SMTInterpol | 0.00171233 | 0.03467754 | QF_Equality+LinearArithe |
Yices2 model-validation | 0.00014791 | 0.0158822 | QF_LinearRealArith |
Yices2 model-validation | 5.499e-05 | 0.01660413 | QF_Equality+Bitvece |
Yices2 model-validation | 0.0 | 0.09304508 | QF_Equalitye |
Solver | Correct Score | Time Score | Division |
---|---|---|---|
cvc5-mv | 0.00698961 | 0.0892263 | QF_LinearIntArith |
Bitwuzla | 0.00257001 | 0.30267874 | QF_Bitvec |
SMTInterpol | 0.00171233 | 0.03546032 | QF_Equality+LinearArithe |
Yices2 model-validation | 0.00014791 | 0.0159796 | QF_LinearRealArith |
Yices2 model-validation | 5.499e-05 | 0.01653113 | QF_Equality+Bitvece |
Yices2 model-validation | 0.0 | 0.0901375 | QF_Equalitye |
n Non-competing.
e Experimental.