The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the UFLIA division in the Unsat Core Track.
Page generated on 2019-07-23 17:57:45 +0000
Benchmarks: 3867 Time Limit: 2400 seconds Memory Limit: 60 GB
Sequential Performance | Parallel Performance |
---|---|
CVC4-uc | CVC4-uc |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Abstained | Timeout | Memout |
---|---|---|---|---|---|---|---|
2018-CVC4 (unsat core)n | 0 | 931101 | 380008.892 | 380046.889 | 152 | 0 | |
CVC4-uc | 0 | 929656 | 389545.157 | 389605.89 | 155 | 0 | |
Z3n | 0 | 884418 | 356529.445 | 357397.387 | 97 | 3 | |
UltimateEliminator+Yices-2.6.1 | 0 | 0 | 25847.677 | 20967.938 | 5 | 0 | |
UltimateEliminator+SMTInterpol | 0 | 0 | 30291.52 | 25216.982 | 7 | 0 | |
UltimateEliminator+MathSAT-5.5.4 | 0 | 0 | 30792.921 | 26094.526 | 7 | 0 |
Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Abstained | Timeout | Memout |
---|---|---|---|---|---|---|---|
2018-CVC4 (unsat core)n | 0 | 931101 | 380051.572 | 380040.519 | 152 | 0 | |
CVC4-uc | 0 | 929656 | 389600.767 | 389598.82 | 155 | 0 | |
Z3n | 0 | 884418 | 356565.205 | 357392.647 | 97 | 3 | |
UltimateEliminator+Yices-2.6.1 | 0 | 0 | 25847.677 | 20967.938 | 5 | 0 | |
UltimateEliminator+SMTInterpol | 0 | 0 | 30291.52 | 25216.982 | 7 | 0 | |
UltimateEliminator+MathSAT-5.5.4 | 0 | 0 | 30792.921 | 26094.526 | 7 | 0 |
n Non-competing.
Abstained: Total of benchmarks in logics in this division that solver chose to abstain from. For SAT/UNSAT scores, this column also includes benchmarks not known to be SAT/UNSAT.