The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the UFIDL division in the Unsat Core Track.
Page generated on 2019-07-23 17:57:45 +0000
Benchmarks: 30 Time Limit: 2400 seconds Memory Limit: 60 GB
| Sequential Performance | Parallel Performance |
|---|---|
| CVC4-uc | CVC4-uc |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Abstained | Timeout | Memout |
|---|---|---|---|---|---|---|---|
| 2018-CVC4 (unsat core)n | 0 | 1914 | 2.008 | 2.039 | 0 | 0 | |
| CVC4-uc | 0 | 1914 | 2.014 | 2.007 | 0 | 0 | |
| Z3n | 0 | 1913 | 1.649 | 1.649 | 0 | 0 | |
| UltimateEliminator+Yices-2.6.1 | 0 | 0 | 102.668 | 70.955 | 0 | 0 | |
| UltimateEliminator+MathSAT-5.5.4 | 0 | 0 | 103.209 | 71.391 | 0 | 0 | |
| UltimateEliminator+SMTInterpol | 0 | 0 | 104.56 | 64.294 | 0 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Abstained | Timeout | Memout |
|---|---|---|---|---|---|---|---|
| CVC4-uc | 0 | 1914 | 2.014 | 2.007 | 0 | 0 | |
| 2018-CVC4 (unsat core)n | 0 | 1914 | 2.008 | 2.039 | 0 | 0 | |
| Z3n | 0 | 1913 | 1.649 | 1.649 | 0 | 0 | |
| UltimateEliminator+SMTInterpol | 0 | 0 | 104.56 | 64.294 | 0 | 0 | |
| UltimateEliminator+Yices-2.6.1 | 0 | 0 | 102.668 | 70.955 | 0 | 0 | |
| UltimateEliminator+MathSAT-5.5.4 | 0 | 0 | 103.209 | 71.391 | 0 | 0 |
n Non-competing.
Abstained: Total of benchmarks in logics in this division that solver chose to abstain from. For SAT/UNSAT scores, this column also includes benchmarks not known to be SAT/UNSAT.