SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2019

Rules
Benchmarks
Tools
Specs
Participants
Results
Slides

QF_UFLIA (Single Query Track)

Competition results for the QF_UFLIA division in the Single Query Track.

Page generated on 2019-07-23 17:56:09 +0000

Benchmarks: 300
Time Limit: 2400 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel PerformanceSAT Performance (parallel)UNSAT Performance (parallel)24s Performance (parallel)
Yices 2.6.2Yices 2.6.2Yices 2.6.2 Yices 2.6.2 Yices 2.6.2

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreSolvedSolved SATSolved UNSATUnsolvedAbstainedTimeout Memout
2018-Yicesn 0 300 30.625 30.7643002336700 0
Yices 2.6.2 0 300 31.352 31.5713002336700 0
Z3n 0 300 65.623 65.6363002336700 0
CVC4 0 300 318.094 318.1473002336700 0
SMTInterpol 0 300 1122.714 574.573002336700 0
veriT 0 262 48831.396 48784.44226219567386 0
Alt-Ergo 0 64 179239.217 175841.7046406423662 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreSolvedSolved SATSolved UNSATUnsolvedAbstainedTimeout Memout
2018-Yicesn 0 30030.62530.7643002336700 0
Yices 2.6.2 0 30031.35231.5713002336700 0
Z3n 0 30065.62365.6363002336700 0
CVC4 0 300318.094318.1473002336700 0
SMTInterpol 0 3001122.714574.573002336700 0
veriT 0 26248832.03648784.18226219567386 0
Alt-Ergo 0 65180660.337174403.5816506523561 0

SAT Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreSolvedSolved SATSolved UNSATUnsolvedTimeout Memout
Yices 2.6.2 0 2336.0496.1892332330670 0
2018-Yicesn 0 2336.1446.2262332330670 0
Z3n 0 23346.23646.2482332330670 0
CVC4 0 233107.235107.282332330670 0
SMTInterpol 0 233788.13365.8922332330670 0
veriT 0 19545400.38545352.23619519501056 0
Alt-Ergo 0 0169962.705168111.83600030061 0

UNSAT Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreSolvedSolved SATSolved UNSATUnsolvedTimeout Memout
Z3n 0 6719.38619.388670672330 0
2018-Yicesn 0 6724.48124.538670672330 0
Yices 2.6.2 0 6725.30325.382670672330 0
SMTInterpol 0 67334.585208.678670672330 0
CVC4 0 67210.859210.867670672330 0
veriT 0 673431.6513431.946670672336 0
Alt-Ergo 0 6510697.6326291.7456506523561 0

24 seconds Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreSolvedSolved SATSolved UNSATUnsolvedAbstainedTimeout Memout
2018-Yicesn 0 30030.62530.7643002336700 0
Yices 2.6.2 0 30031.35231.5713002336700 0
Z3n 0 30065.62365.6363002336700 0
CVC4 0 297256.833256.8672972336433 0
SMTInterpol 0 297924.242421.7412972326533 0
veriT 0 1693965.7143965.71116911653131123 0
Alt-Ergo 0 624737.9983620.51462062238123 0

n Non-competing.
Abstained: Total of benchmarks in logics in this division that solver chose to abstain from. For SAT/UNSAT scores, this column also includes benchmarks not known to be SAT/UNSAT.