SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2019

Rules
Benchmarks
Tools
Specs
Participants
Results
Slides

QF_RDL (Single Query Track)

Competition results for the QF_RDL division in the Single Query Track.

Page generated on 2019-07-23 17:56:09 +0000

Benchmarks: 247
Time Limit: 2400 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel PerformanceSAT Performance (parallel)UNSAT Performance (parallel)24s Performance (parallel)
Yices 2.6.2Yices 2.6.2Yices 2.6.2 Yices 2.6.2 Yices 2.6.2

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreSolvedSolved SATSolved UNSATUnsolvedAbstainedTimeout Memout
Yices 2.6.2 0 214 83405.108 83410.5952141051093333 0
2018-Yicesn 0 214 83634.304 83638.7512141051093333 0
CVC4 0 211 95504.663 95417.9512111031083636 0
veriT 0 210 102696.7 102704.2682101041063737 0
Z3n 0 209 99844.008 99850.1382091021073838 0
SMTInterpol 0 194 153890.186 152250.169194101935353 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreSolvedSolved SATSolved UNSATUnsolvedAbstainedTimeout Memout
Yices 2.6.2 0 21483409.23883409.4552141051093333 0
2018-Yicesn 0 21483637.36483637.7712141051093333 0
CVC4 0 21195511.09395416.6912111031083636 0
veriT 0 210102701.87102703.1082101041063737 0
Z3n 0 20999848.19899848.6482091021073838 0
SMTInterpol 0 194153890.186152250.169194101935353 0

SAT Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreSolvedSolved SATSolved UNSATUnsolvedTimeout Memout
Yices 2.6.2 0 105741.918741.942105105014233 0
2018-Yicesn 0 105775.591775.666105105014233 0
veriT 0 1049130.0029130.602104104014337 0
CVC4 0 1039458.8739441.467103103014436 0
Z3n 0 10213437.53713437.757102102014538 0
SMTInterpol 0 10122736.95821890.126101101014653 0

UNSAT Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreSolvedSolved SATSolved UNSATUnsolvedTimeout Memout
Yices 2.6.2 0 1093467.323467.513109010913833 0
2018-Yicesn 0 1093661.7733662.105109010913833 0
CVC4 0 1086852.226775.224108010813936 0
Z3n 0 1077210.6617210.891107010714038 0
veriT 0 10614371.86814372.506106010614137 0
SMTInterpol 0 9351953.22851160.0429309315453 0

24 seconds Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreSolvedSolved SATSolved UNSATUnsolvedAbstainedTimeout Memout
Yices 2.6.2 0 1951602.0441602.09195100955252 0
2018-Yicesn 0 1941623.2381623.3194100945353 0
Z3n 0 1792106.942106.99117991886868 0
CVC4 0 1682529.6242511.83716886827979 0
veriT 0 1672312.2072312.18116781868080 0
SMTInterpol 0 1354030.6993338.3261357461112112 0

n Non-competing.
Abstained: Total of benchmarks in logics in this division that solver chose to abstain from. For SAT/UNSAT scores, this column also includes benchmarks not known to be SAT/UNSAT.