The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the QF_LIA division in the Unsat Core Track.
Page generated on 2019-07-23 17:57:45 +0000
Benchmarks: 271 Time Limit: 2400 seconds Memory Limit: 60 GB
| Sequential Performance | Parallel Performance |
|---|---|
| Yices 2.6.2 | Yices 2.6.2 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Abstained | Timeout | Memout |
|---|---|---|---|---|---|---|---|
| Yices 2.6.2 | 0 | 945236 | 62767.807 | 62780.029 | 23 | 0 | |
| Z3n | 0 | 944280 | 99515.69 | 99527.718 | 37 | 0 | |
| 2018-SMTInterpol (unsat core)n | 0 | 927528 | 57083.875 | 56289.003 | 21 | 0 | |
| SMTInterpol | 0 | 810967 | 61136.681 | 60164.061 | 22 | 0 | |
| CVC4-uc | 0 | 808319 | 221316.544 | 221336.248 | 89 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Abstained | Timeout | Memout |
|---|---|---|---|---|---|---|---|
| Yices 2.6.2 | 0 | 945236 | 62777.987 | 62779.099 | 23 | 0 | |
| Z3n | 0 | 944280 | 99525.33 | 99526.138 | 37 | 0 | |
| 2018-SMTInterpol (unsat core)n | 0 | 927528 | 57083.875 | 56289.003 | 21 | 0 | |
| SMTInterpol | 0 | 810967 | 61136.681 | 60164.061 | 22 | 0 | |
| CVC4-uc | 0 | 808319 | 221330.924 | 221333.458 | 89 | 0 |
n Non-competing.
Abstained: Total of benchmarks in logics in this division that solver chose to abstain from. For SAT/UNSAT scores, this column also includes benchmarks not known to be SAT/UNSAT.