The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the QF_AUFLIA division in the Single Query Track.
Page generated on 2019-07-23 17:56:09 +0000
Benchmarks: 651 Time Limit: 2400 seconds Memory Limit: 60 GB
| Sequential Performance | Parallel Performance | SAT Performance (parallel) | UNSAT Performance (parallel) | 24s Performance (parallel) |
|---|---|---|---|---|
| Yices 2.6.2 | Yices 2.6.2 | Yices 2.6.2 | Yices 2.6.2 | Yices 2.6.2 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Solved | Solved SAT | Solved UNSAT | Unsolved | Abstained | Timeout | Memout |
|---|---|---|---|---|---|---|---|---|---|---|---|
| Yices 2.6.2 | 0 | 651 | 17.325 | 18.568 | 651 | 272 | 379 | 0 | 0 | 0 | |
| 2018-Yicesn | 0 | 651 | 18.675 | 19.78 | 651 | 272 | 379 | 0 | 0 | 0 | |
| Z3n | 0 | 651 | 67.211 | 67.273 | 651 | 272 | 379 | 0 | 0 | 0 | |
| CVC4 | 0 | 651 | 711.378 | 711.359 | 651 | 272 | 379 | 0 | 0 | 0 | |
| SMTInterpol | 0 | 651 | 842.077 | 442.221 | 651 | 272 | 379 | 0 | 0 | 0 | |
| Alt-Ergo | 0 | 356 | 110485.242 | 76156.168 | 356 | 0 | 356 | 295 | 26 | 0 | |
| veriT | 0 | 135 | 8.44 | 8.445 | 135 | 0 | 135 | 516 | 0 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Solved | Solved SAT | Solved UNSAT | Unsolved | Abstained | Timeout | Memout |
|---|---|---|---|---|---|---|---|---|---|---|---|
| Yices 2.6.2 | 0 | 651 | 17.325 | 18.568 | 651 | 272 | 379 | 0 | 0 | 0 | |
| 2018-Yicesn | 0 | 651 | 18.675 | 19.78 | 651 | 272 | 379 | 0 | 0 | 0 | |
| Z3n | 0 | 651 | 67.211 | 67.273 | 651 | 272 | 379 | 0 | 0 | 0 | |
| SMTInterpol | 0 | 651 | 842.077 | 442.221 | 651 | 272 | 379 | 0 | 0 | 0 | |
| CVC4 | 0 | 651 | 711.378 | 711.359 | 651 | 272 | 379 | 0 | 0 | 0 | |
| Alt-Ergo | 0 | 365 | 144880.672 | 68654.513 | 365 | 0 | 365 | 286 | 17 | 0 | |
| veriT | 0 | 135 | 8.44 | 8.445 | 135 | 0 | 135 | 516 | 0 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Solved | Solved SAT | Solved UNSAT | Unsolved | Timeout | Memout |
|---|---|---|---|---|---|---|---|---|---|---|
| Yices 2.6.2 | 0 | 272 | 5.607 | 6.059 | 272 | 272 | 0 | 379 | 0 | 0 |
| 2018-Yicesn | 0 | 272 | 6.034 | 6.476 | 272 | 272 | 0 | 379 | 0 | 0 |
| Z3n | 0 | 272 | 11.016 | 11.021 | 272 | 272 | 0 | 379 | 0 | 0 |
| CVC4 | 0 | 272 | 65.852 | 65.812 | 272 | 272 | 0 | 379 | 0 | 0 |
| SMTInterpol | 0 | 272 | 224.046 | 117.551 | 272 | 272 | 0 | 379 | 0 | 0 |
| veriT | 0 | 0 | 3.513 | 3.528 | 0 | 0 | 0 | 651 | 0 | 0 |
| Alt-Ergo | 0 | 0 | 29841.833 | 16322.727 | 0 | 0 | 0 | 651 | 17 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Solved | Solved SAT | Solved UNSAT | Unsolved | Timeout | Memout |
|---|---|---|---|---|---|---|---|---|---|---|
| Yices 2.6.2 | 0 | 379 | 11.717 | 12.509 | 379 | 0 | 379 | 272 | 0 | 0 |
| 2018-Yicesn | 0 | 379 | 12.642 | 13.303 | 379 | 0 | 379 | 272 | 0 | 0 |
| Z3n | 0 | 379 | 56.195 | 56.253 | 379 | 0 | 379 | 272 | 0 | 0 |
| SMTInterpol | 0 | 379 | 618.031 | 324.67 | 379 | 0 | 379 | 272 | 0 | 0 |
| CVC4 | 0 | 379 | 645.526 | 645.547 | 379 | 0 | 379 | 272 | 0 | 0 |
| Alt-Ergo | 0 | 365 | 115038.839 | 52331.786 | 365 | 0 | 365 | 286 | 17 | 0 |
| veriT | 0 | 135 | 4.927 | 4.917 | 135 | 0 | 135 | 516 | 0 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Solved | Solved SAT | Solved UNSAT | Unsolved | Abstained | Timeout | Memout |
|---|---|---|---|---|---|---|---|---|---|---|---|
| Yices 2.6.2 | 0 | 651 | 17.325 | 18.568 | 651 | 272 | 379 | 0 | 0 | 0 | |
| 2018-Yicesn | 0 | 651 | 18.675 | 19.78 | 651 | 272 | 379 | 0 | 0 | 0 | |
| Z3n | 0 | 650 | 58.024 | 58.084 | 650 | 272 | 378 | 1 | 1 | 0 | |
| SMTInterpol | 0 | 650 | 770.046 | 383.137 | 650 | 272 | 378 | 1 | 1 | 0 | |
| CVC4 | 0 | 649 | 208.725 | 208.624 | 649 | 272 | 377 | 2 | 2 | 0 | |
| Alt-Ergo | 0 | 307 | 7537.461 | 4198.029 | 307 | 0 | 307 | 344 | 116 | 0 | |
| veriT | 0 | 135 | 8.44 | 8.445 | 135 | 0 | 135 | 516 | 0 | 0 |
n Non-competing.
Abstained: Total of benchmarks in logics in this division that solver chose to abstain from. For SAT/UNSAT scores, this column also includes benchmarks not known to be SAT/UNSAT.