SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2019

Rules
Benchmarks
Tools
Specs
Participants
Results
Slides

Yices 2.6.2 New Bvsolver with SMT2 Models

Competing yes
Single Query Track
Incremental Track
Challenge Track (non-incremental)
Challenge Track (incremental)
Unsat Core Track
Model Validation Track (experimental) QF_BV
Preliminary ID 23370
Final ID 23702
Seed 255
System Description Yices
Variant of Submission ID 23694
Derived from Solver
Wrapped Solvers
Website http://yices.csl.sri.com
Team Members Bruno Dutertre, Dejan Jovanovic, Ian A. Mason, Stéphane Graham-Lengrand