SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Previous Competitions
SMT-LIB

SMT-COMP 2019

Rules
Benchmarks
Tools
Specs
Participants
Results
Slides

Yices 2.6.2 Cryptominisat

Competing yes
Single Query Track QF_BV
Incremental Track
Challenge Track (non-incremental) QF_BV
Challenge Track (incremental)
Unsat Core Track
Model Validation Track (experimental)
Preliminary ID 23369
Final ID 23699
Seed 255
System Description Yices
Variant of Submission ID 23694
Derived from Solver
Wrapped Solvers
Website http://yices.csl.sri.com
Team Members Bruno Dutertre, Dejan Jovanovic, Ian A. Mason, St├ęphane Graham-Lengrand
Contact bruno.dutertre@sri.com