The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the UFDTNIRA logic in the Unsat Core Track.
Page generated on 2023-07-06 16:05:43 +0000
Benchmarks: 2022 Time Limit: 1200 seconds Memory Limit: 60 GB
| Sequential Performance | Parallel Performance |
|---|---|
| cvc5 | cvc5 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
|---|---|---|---|---|---|---|
| 2020-CVC4-ucn | 0 | 77286 | 207.007 | 206.843 | 11 | 0 |
| cvc5 | 0 | 76769 | 451.089 | 450.461 | 10 | 0 |
| Vampire | 0 | 8367 | 17.301 | 18.435 | 179 | 0 |
| Solver | Error Score | Correct Score | CPU Time Score | Wall Time Score | Timeout | Memout |
|---|---|---|---|---|---|---|
| 2020-CVC4-ucn | 0 | 77286 | 207.007 | 206.843 | 11 | 0 |
| cvc5 | 0 | 76769 | 451.089 | 450.461 | 10 | 0 |
| Vampire | 0 | 8367 | 17.301 | 18.435 | 147 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.